Skip navigation
Home
Browse
Communities
& Collections
Browse Items by:
Issue Date
Author
Title
Subject
About
About the Institutional Repository
Use Policy
FAQs (Frequently Asked Questions)
Credits
Access Statistics
Sign on to:
My DSpace
Receive email
updates
Edit Profile
Repositório PUCRS
Browsing by Author Ney Laert Vilar Calazans
Skip to:
0-9
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
or enter first few letters:
Sort by:
title
issue date
submit date
In order:
Ascending
Descending
Results/Page
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Authors/Record:
All
1
3
5
10
15
20
25
30
35
40
45
50
Showing rec. 46 to 65 of 78
◄ previous
next ►
Issue Date
Title
Author(s)
2012
Impact of C-Elements in Asynchronous Circuits
Matheus Moreira
;
Bruno Oliveira
;
Fernando Gehm Moraes
, et al
2013
Lasio 3D NoC vertical links serialization: Evaluation of latency and buffer occupancy
Yan Ghidini de Souza
;
Matheus Moreira
;
Lucas Brahm
, et al
2020
Leveraging QDI Robustness to Simplify the Design of IoT Circuits
SARTORI, MARCOS L. L.
;
WUERDIG, RODRIGO N.
;
MOREIRA, MATHEUS T.
, et al
2013
LiChEn: Automated Electrical Characterization of Asynchronous Standard Cell Libraries
Matheus Trevisan Moreira
;
Carlos Henrique Menezes Oliveira
;
Ney Laert Vilar Calazans
, et al
2005
Mapping Embedded Systems onto NoCs - The Traffic Effect on Dynamic Energy Estimation
PALMA, JOSE CARLOS S.
;
César Augusto Missio Marcon
;
Fernando Gehm Moraes
, et al
2002
Modelagem e Descrição de Sistemas Computacionais - Um Estudo de Caso de Comparação das Linguagens VHDL e SDL
César Augusto Missio Marcon
;
Ney Laert Vilar Calazans
;
Fernando Gehm Moraes
, et al
2002
Modeling of Embedded Digital Systems from SDL Language: a Case Study
César Augusto Missio Marcon
;
Fabiano Passuelo Hessel
;
Alexandre Amory
, et al
2005
Modeling the Traffic Effect for the Application Cores Mapping Problem onto NoCs
César Augusto Missio Marcon
;
José Santanna Palma
;
Ney Laert Vilar Calazans
, et al
2005
Models for Embedded Application Mapping onto NoCs: Timing Analysis
César Augusto Missio Marcon
;
KREUTZ, M.
;
Altamiro Amadeu Susin
, et al
2014
MoNoC: A monitored network on chip with path adaptation mechanism
MORENO, EDSON
;
Thais Christina Webber Dos Santos
;
César Augusto Missio Marcon
, et al
2013
NCL+: Return-to-One Null Convention Logic
Matheus Trevisan Moreira
;
Carlos Henrique Menezes Oliveira
;
Ricardo Cademartori Porto
, et al
2013
Parity Check for m-of-n Delay Insensitive Codes
Julian José Hilgemberg Pontes
;
Ney Laert Vilar Calazans
;
Pascal Vivet
2015
Performance Optimization and Analysis of Blade Designs Under Delay Variability
Dylan Hand
;
Hsin-Ho Huang
;
Benmao Cheng
, et al
2012
Power Consumption Reduction in MPSoCs through DFS
Thiago Raupp da Rosa
;
Vivian Larréa
;
Ney Laert Vilar Calazans
, et al
2002
Prototyping of embedded digital systems from SDL language: a case study
César Augusto Missio Marcon
;
Fabiano Passuelo Hessel
;
Alexandre Amory
, et al
2019
Pulsar: Constraining QDI Circuits Cycle Time Using Traditional EDA Tools
Marcos Luiggi Lemos Sartori
;
Rodrigo Nogueira Wuerdig
;
Matheus Trevisan Moreira
, et al
2021
Quasi Delay Insensitive FIFOs: Design Choices Exploration and Comparison
RODOLFO, TACIANO A.
;
SARTORI, MARCOS L. L.
;
MOREIRA, MATHEUS T.
, et al
2014
Quasi-Delay-Insensitive Return-to-One Design
Matheus Trevisan Moreira
;
Ney Laert Vilar Calazans
2002
Requirements, primitives and models for systems specification
César Augusto Missio Marcon
;
Ney Laert Vilar Calazans
;
MORAES, F.G.
2012
Return-to-One DIMS logic on 4-phase m-of-n asynchronous circuits
MOREIRA, MATHEUS T.
;
GUAZZELLI, RICARDO A.
;
Ney Laert Vilar Calazans