Skip navigation
Home
Browse
Communities
& Collections
Browse Items by:
Issue Date
Author
Title
Subject
About
About the Institutional Repository
Use Policy
FAQs (Frequently Asked Questions)
Credits
Access Statistics
Sign on to:
My DSpace
Receive email
updates
Edit Profile
Repositório PUCRS
Search
Search:
All Repository
PUBLICAÇÕES CIENTÍFICAS
Apresentação em Evento
for
Current filters:
Title
Author
Subject
Date Issued
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Start a new search
Add filters:
Use filters to refine the search results.
Title
Author
Subject
Date Issued
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Results 31-40 of 73 (Search time: 0.005 seconds).
previous
1
2
3
4
5
6
7
...
8
next
Item hits:
Issue Date
Title
Author(s)
2014
A Design Flow for Physical Synthesis of Digital Cells with ASTRAN
Adriel Ziesemer Jr.
;
Ricardo Augusto da Luz Reis
;
Matheus Trevisan Moreira
;
Michel Evandro Arendt
;
Ney Laert Vilar Calazans
2013
Parity Check for m-of-n Delay Insensitive Codes
Julian José Hilgemberg Pontes
;
Ney Laert Vilar Calazans
;
Pascal Vivet
2014
Semi-custom NCL Design with Commercial EDA Frameworks: Is it Possible?
Matheus Trevisan Moreira
;
Augusto Neutzling Silva
;
Mayler Gama Alvarenga Martins
;
André Inácio Reis
;
Renato Perez Ribas
;
Ney Laert Vilar Calazans
2013
LiChEn: Automated Electrical Characterization of Asynchronous Standard Cell Libraries
Matheus Trevisan Moreira
;
Carlos Henrique Menezes Oliveira
;
Ney Laert Vilar Calazans
;
Luciano Copello Ost
2012
Adding Temporal Redundancy to Delay Insensitive Codes to Mitigate Single Event Effects
PONTES, JULIAN
;
Ney Laert Vilar Calazans
;
VIVET, PASCAL
2013
H2A: A Hardened Asynchronous Network on Chip
Julian José Hilgemberg Pontes
;
Ney Laert Vilar Calazans
;
Pascal Vivet
2014
Schmitt Trigger on Output Inverters of NCL Gates for Soft Error Hardening: is it Enough?
Ricardo Aquino Guazzelli
;
Guilherme Heck
;
Matheus Trevisan Moreira
;
Ney Laert Vilar Calazans
2012
An accurate Single Event Effect digital design flow for reliable system level design
PONTES, J.
;
Ney Laert Vilar Calazans
;
Pascal Vivet
2013
NCL+: Return-to-One Null Convention Logic
Matheus Trevisan Moreira
;
Carlos Henrique Menezes Oliveira
;
Ricardo Cademartori Porto
;
Ney Laert Vilar Calazans
2013
Design of Standard-Cell Libraries for Asynchronous Circuits with the ASCEnD Flow
Matheus Trevisan Moreira
;
Ney Laert Vilar Calazans
Explore
Author
29
Matheus Trevisan Moreira
20
César Augusto Missio Marcon
18
Fernando Gehm Moraes
7
Peter Anthony Beerel
7
Ricardo Aquino Guazzelli
6
Altamiro Amadeu Susin
6
Fabiano Passuelo Hessel
6
MOREIRA, MATHEUS T.
5
Carlos Henrique Menezes Oliveira
5
Matheus Moreira
.
next ►
Subject
26
Asynchronous Circuits
8
asynchronous design
7
Null Convention Logic
6
Standard Cell Library
5
C-element
5
NCL
5
QDI
5
Quasi-Delay Insensitive Circuits
5
Standard Cell
4
Low Power
.
next ►
Issue Date
4
2020 - 2021
53
2010 - 2019
16
2001 - 2009