



A differential IR-UWB transmitter using PAM modulation with adaptive PSD

Luiz Carlos Moreira¹ · Marcus Henrique Victor Jr.² · Osamu Saotome² · Guilherme Heck³ · Ney L. V. Calazans³ · Fernando Gehm Moraes³

Received: 16 April 2020 / Revised: 14 August 2020 / Accepted: 25 November 2020 / Published online: 2 January 2021
© Springer Science+Business Media, LLC, part of Springer Nature 2021

Abstract

The current state of the telecommunications market exhibits a high potential to absorb efficient innovations in wireless connectivity, especially those that can be applied to the Internet of Things and similar domains. Contributing in that direction, this paper describes the design and implementation of a fully differential impulse-radio ultra-wideband (IR-UWB) transmitter using pulse-amplitude modulation, with an adaptive power spectrum density (PSD). The architecture can produce up to eight differential monocycles per clock pulse at its output. The number of monocycles controls the bandwidth (thus the PSD) in the mask of IR-UWB technologies, allowing adaptation to multiple standards. The complete transmitter has four main blocks: (a) a pulse generator, comprising two pulse generating circuit groups, to modulate and create a rectangular waveform; (b) an active balun with two amplifiers, to generate differential signals; (c) a digital demultiplexer, to alternate data to the pulse generating circuit groups; (d) a binary-to-thermometer decoder, to control the amount of generated monocycles per pulse. Simulations demonstrate an output pulse amplitude of 120 mV for the high logic level and of 70 mV for the low logic level, both at a 100 MHz Pulse Repetition Frequency. This produces a mean pulse duration of 277 ps, a mean central frequency of 3.8 GHz, and a mean power consumption 6.7 mW. The transmitter takes the form of an intellectual property core in a 130 nm CMOS technology. The complete transmitter area is 0.067 mm², without I/O pads. The outcomes suggest that the proposed circuit can narrow or widen the output signal bandwidth, providing adaptability to different emission requirements.

Keywords IR-UWB · PAM modulation · Microwave transmitters · Active balun · IoT · CMOS

1 Introduction and related work

Wireless connectivity is a major enabler technology for the Internet of Things (IoT) [1–3]. The IoT, together with domains with similar requirements, such as wireless sensor networks [4], wearable devices, and mobile health applications [5] further the demand for efficient short-range

communication circuits. Advances in the efficiency of such circuits are possible due to the relentless evolution in silicon technologies, which now allow the easy development of Systems-on-Chip (SoC) and wireless technologies integrated into a single silicon wafer [6].

In the short-range communication arena, several researchers believe the Impulse-Radio Ultra-Wideband

✉ Luiz Carlos Moreira
lcm@unisantos.br

Marcus Henrique Victor Jr.
marcus@ita.br

Osamu Saotome
osaotome@ita.br

Guilherme Heck
guilherme.heck@acad.pucrs.br

Ney L. V. Calazans
ney.calazans@pucrs.br

Fernando Gehm Moraes
fernando.moraes@pucrs.br

¹ UNISANTOS, Santos, Brazil

² ITA, São José dos Campos, Brazil

³ PUCRS, Porto Alegre, Brazil

(IR-UWB) is an excellent alternative for many IoT applications, e.g. [4, 7, 8]. IR-UWB has remarkable wireless connectivity and low power consumption, presents high transfer rates, a simple architecture, and low cost. The basic architecture of an IR-UWB transmitter can be implemented using four building blocks, as Fig. 1 depicts: (i) a modulator that encodes the binary input data using an external clock; (ii) a pulse generator with pulse output in the sub-nanosecond range; (iii) amplifier circuits; (iv) a driver for 50 Ω antennas [6].

IR-UWB components can support many applications in environments where the distance between communicating devices is minimal [5]. For example, IR-UWB is effective in home and small office environments, allowing unique communication channels with low power. Other advantages of IR-UWB components include the rejection of multipath fading and security against interception and jamming.

Moreover, there are various carrierless modulation schemes developed for UWB systems for data transmission, including Pulse Amplitude Modulation (PAM), Pulse Position Modulation (PPM) [9], Binary Phase Shift Keying (BPSK) [10], and On-Off-Keying (OOK) [11] which can be designed in different ways. In references [11, 12], authors propose an edge combiner circuit to produce a pulse at the integrated bandpass filter to generate UWB pulses. This technique is straightforward, but presents limitations in generating pulses with different waveforms. Besides, it is also expensive, due to the large area occupied by the required on-die planar inductors and capacitors. Mercier et al. [13] proposed a pulse generator using a single NAND gate to generate a voltage pulse that is applied across an on-chip nMOS-type capacitor and produces a current-voltage relationship like the first derivative (i. e. a monocycle pulse). Besides, Gozalpour et al. propose a transmitter based on the pulse synthesizing technique [14]. This technique is straightforward to apply, but depends on the time control provided by a chain of inverters, composed by a Voltage-Controlled Delay Line




Fig. 1 A generic block diagram of an IR-UWB transmitter comprising four building blocks: a modulator, a pulse generator, an amplifier, and an output driver

(VCDL) circuit, where a rising edge is propagated through tunable delay cells. Finally, Maymandi-Nejad and Sachdev describe an all-digital transmitter implemented with dual, capacitively coupled pulse-shaping drivers [15].

This paper proposes an IR-UWB transmitter using PAM modulation capable of adapting the Power Spectral Density (PSD) to different emission masks. The number of monocycles per pulse controls the bandwidth, enabling to change the PSD profile. By increasing or decreasing the number of monocycles per pulse (from 1 to 8 monocycles), the PSD profile can be modulated for a narrower or wider bandwidth, respectively, as Fig. 2 depicts. The main goal is to architect and design a transmitter circuit using the PSD adaptability concept [16]. The use of a differential output is an alternative to implement the IR-UWB transmitter. This choice enables to achieve high output swings at the transmitter output and to obtain high gain and thermal noise reduction.

Section 2 presents the architectural description of the transmitter circuit in detail. Simulation results and the process of the circuit layout generation are the target of Sect. 3, followed by conclusions and ongoing work, in Sect. 4.

This article extends a previous work of the Authors [17]. The architecture proposed in [17] is enhanced here to become a complete differential IR-UWB transmitter. Section 2.4 describes an active balun block, included to enable differential pulse generation. Also, the transmitter is redesigned at the layout level, a topic covered in Sect. 3.




Fig. 2 Waveforms and power spectral density of pulses with different monocycles per pulse: **a** a single-monocycle pulse and a wideband spectrum; **b** an eight-monocycle pulse and a narrowband spectrum

2 The transmitter architecture

The IR-UWB pulse generator proposed here uses a PAM modulation scheme to produce two pulse amplitude variations at the output to represent either the high or low logic levels at the input. The pulse requires only a single polarity to represent a data signal: high amplitude represents a high logic level, while low amplitude represents the low logic level. Additionally, each pulse at the output of the pulse generator can contain up to 8 monocycles per pulse to adapt in the target PSD emission mask, as Fig. 3 shows. This circuit is implemented with four main blocks:

1. *Demultiplexer block* enables the clock transmission to the Edge Combiner High (ECH) or Edge Combiner Low (ECL) blocks. This circuit requires two AND gates (G1 and G2) and an inverter gate;
2. *Pulse generator block* eight pulse generator units (PGU) connected in parallel. Each PGU uses two edge combiner circuits (ECH and ECL) for generating high amplitude (ECH) or low amplitude (ECL) monocycles, regarding the PAM modulation scheme. Thus, the 8 PGUs can produce 1 to 8 monocycles per pulse. A biased filter is connected to the output of the PGU parallel association;
3. *Binary-to-thermometer decoder block* a digital block responsible for selecting the PGUs, changing the number of monocycles per pulse;
4. *Active balun block* The balun block is responsible for transforming a single-ended signal to a differential signal [18].

The operation mode of the pulse generator is relatively simple, based on the binary input *Data*. Referring to Fig. 4, when *Data* is set to high, the clock signal goes to the ECH PGUs (*ck1* in Fig. 4(a)), otherwise it goes to the ECL PGUs (*ck2* in Fig. 4(b)). Then, the *Binary-to-thermometer Decoder Block* selects the number of monocycles at the output pulse. This monocycles-selection defines the number of PGUs used to generate the pulse at high or low amplitude. Then, the pulse is connected to the output biased filter to shape the oscillations. The following sections detail the design main blocks.

2.1 Demultiplexer block

The decision circuit is implemented with a 1:2 Demultiplexer (DEMUX) circuit using two static CMOS NAND gates, and an inverter gate to select the output, as shown in Fig. 4(a, b).

2.2 Pulse generator block

The proposed pulse generator block contains 8 PGUs to produce up to eight monocycles per clock pulse at its output, as Fig. 5 shows. Each PGU has two Edge Combiners (EC), adapted from [17]. Each EC (ECH or ECL) uses pMOS and nMOS transistors connected in series. Table 1 presents the widths of the transistors appearing in Fig. 5.

To generate the monocycles at the pulse generator output, each EC requires two delay circuits to produce a small




Fig. 3 The detailed architecture of the implemented IR-UWB transmitter highlights the four main constituent blocks: demultiplexer, pulse generator, binary-to-thermometer decoder, and active balun




Fig. 4 The operation mode of the pulse generator: **a** when $Data = 1$, $ck1$ and ECH are activated; **b** when $Data = 0$, $ck2$ and ECL are activated

current pulse in the biased capacitor that converts into a voltage pulse, as Fig. 5 shows. The EC operation consists of connecting a square clock pulse train V_a on the first PGU with a Pulse Repetition Frequency (PRF) at the input of the first delay circuit. As a result, a pulse V_b is generated with a short time delay (Δt) between input and output. A narrow current pulse (I^+) is generated at the EC output with a width of Δt and its current flows from V_{dd} through the biased capacitor to the Gnd . This pulse occurs when the pMOS transistors are activated through voltages V_a and V_b . A similar process takes place when a negative current pulse (I^-) is generated at the EC output. The phase difference between V_b and V_c signals causes such a pulse. Signals V_a and V_b generate the positive peak voltage of the monocycle through the following states:

1. First state, before transition: suppose that signals $V_a = '1'$ and $V_b = '0'$; then $(I^+) = '0'$. Under this condition, $Mp11$ is on and $Mp12$ is off;
2. Second state: when V_a goes from '1' to '0', and V_b goes from '0' to '1', $Mp11$ and $Mp12$ go on, generating




Fig. 5 Diagram of the pulse generator with eight pulse generator units (PGU) using pulse amplitude modulation (PAM) scheme. The PGU-1 is presented in detail: **a** shows the edge combiner high (ECH-1), and **b** shows the edge combiner low (ECL-1)

- a narrow current pulse; then the current (I^+) flows from V_{dd} to Gnd , through the biased capacitor;
3. Third state: after the transition, assume signals $V_a = '0'$ and $V_b = '1'$; then pulse current $(I^+) = '0'$. Under this condition, $Mp11$ is off and $Mp12$ is on.

The negative peak of the monocycle is generated similarly through the following states:

1. First state, before transition: suppose that signals $V_b = '0'$ and $V_c = '1'$; then $(I^-) = '0'$. Under this condition, $Mn11$ is on and $Mn12$ is off;
2. Second state: when V_b goes from '0' to '1', and V_c goes from '1' to '0', $Mn11$ and $Mn12$ go on, generating a narrow current pulse; then the current (I^-) flows from V_{out} to Gnd ;

Table 1 Transistor sizes of ECH and ECL circuits presented in Fig. 5

Transistor	Mp11	Mn11	Mp12	Mn12	Mp13	Mn13	Mp21	Mn21	Mp22	Mn22	Mp23	Mn23
Width (μm)	40	13	40	9	9	40	20	7	20	7	20	7

3. Third state: after the transition, suppose that signals $V_b = '1'$ and $V_c = '0'$, then $(I-) = '0'$. Under this condition, Mn11 is off and Mn12 is on.

When the PGU is not selected by one of the decoder outputs (signals S1 to S8), transistors Mp13, Mn11, Mp23, and Mn21 are off, disabling the output node (high impedance state). However, when the PGU is selected, both ECH and ECL are selected through transistors Mp13, Mn11, Mp23, and Mn21, which are on. When the Data signal is high, just ECH is selected to generate high amplitude monocycles at Vout, as Fig. 5(a) shows. Conversely, when the Data signal is low, just ECL is selected to generate low amplitude monocycles at Vout, as Fig. 5(b) shows. In this block, the monocycle is generated at the output, due to the phase difference among delay signals Va, Vb, and Vc, as Fig. 6 show. Table 2 displays the width of the transistors appearing in Fig. 6.

The delay circuits are a fundamental part of this transmitter, since without the difference between the input and output phases, the monocycle cannot be generated at each PGU output. In the literature, there are several delay circuit proposals e.g. the one described in reference [19]. However, this project implements three inverters in cascade. The choice of these inverter topologies is not only due to their simplicity but also due to their extensive use in VSLI projects. The delay circuits not only have the function of

generating pulses, they also have the keep a central frequency of (fixed or variable) operation.

The first inverter of the delay circuit (Fig. 6) employs a current-starved topology with symmetrical load (Mp3 and Mn3) to control the current over Mp4 and Mn4 [16, 20, 21]. This type of inverter performs a frequency adjustment through two current mirror circuits. One of these is the type N current mirror, whose transistor Mn1 has the drain and gate shorted (diode connection). This transistor is also connected in series with transistor Mp1, whose function is to control the passage of current through the voltage Vbias. The Mn1 gate is also connected to transistor Mn2 gate and the symmetrical load (Mn3) of the current-starved inverter [22]. In the type P current mirror, transistors Mn2 and Mp2 are connected to replicate the current control on the P side. Thus, Mp3 and Mn3 handle the current on the inverter formed by Mp4 and Mn4. It is thus possible to control the rise and fall times of voltages Va, Vb, and Vc, which are connected to the EC.

The second inverter is a conventional-type inverter (Mp5 and Mn5), connected in series with the predecessor inverter (current-starved inverter). It is necessary to compose an odd number of inverters in the delay circuit also contributing to increase the total delay.

Finally, the third inverter (Mp6 and Mn6) uses a pseudo-nMOS topology [16]. This type of inverter has the Mp6 transistor operating as an active load connected to the Mn6 transistor. Figure 6 shows transistor Mp6 connected to the current mirror type P. It is thus possible to produce a current proportional to the transistor dimension and to the gate voltage provided by the Mp2 current mirror. The output signal of this inverter (Vb) is connected to a second delay circuit, and also to the EC nMOS/pMOS respective transistors. There is then an increase in capacitive load and, consequently, more significant propagation delay and rise times. The current peak amplitude generated at the EC output and the operational transmitter frequency are proportional to the delay circuit delay.

2.3 Binary-to-thermometer decoder block

The Binary-to-Thermometer Decoder (BTD) circuit has been used for a long time in electronic circuits, mainly in analog-to-digital converters (ADCs) and digital-to-analog converters (DACs) [23]. To meet the requirements of an ADC circuit, the BTD is implemented with operational




Fig. 6 Schematics of the delay circuit

Table 4 Transistor sizes for the active balun from Fig. 7

Transistors	Mn1	Mn2	Mn3	Mn4
Width (μm)	20	5	50	50

the performance of the component. Finally, the large area of passive components, combined with other difficulties, make passive baluns an unattractive option. The active topology presents some advantages, such as noise cancellation and area reduction [28–32].

In the CS topology, the input signal is at the transistor gate, with a high input impedance. However, when these amplifiers operate at high frequencies, gain problems arise due to the gate capacitances and the characteristics of the input signal, resulting in a reduction in the amplifier's gain [33]. Miller's effect is another phenomenon present in this type of amplifiers.

The CG amplifier does not have the issues with parasitic capacitances [34], due to the low input impedance (inversely proportional to the transistor transconductance [33]). Thus, this amplifier can operate at much higher frequencies than the CS amplifier. However, a balanced gain from the outputs when compared to the input is not easily obtained.

Neither CS nor CG use the “peaked” technique to extend the transistors passband. They are optimized to operate with frequencies in the order of a few GHz, because the high-frequency operation of conventional CS and CG amplifiers degrades the amplitude and phase of the output signal [35].

The active balun design used here consists of three stages to generate differential pulses at the output of the device, as shown in Fig. 7. Table 4 presents the width of the transistors appearing in Fig. 7. The next items details each balun stage:

1. The first stage consists of two amplifier topologies: one CS and one CG [36]. The CS amplifier operates as a voltage amplifier and provides a 180-degree phase shift at the output. In this amplifier, the gate of Mn2 is the input and is connected to the pulse generator output. The drain terminal is the circuit output and is connected to the R2 resistance of 1 k Ω . The CG amplifier does not change the signal phase at the output, as the input signal is connected at the source terminal and the drain terminal is connected to the R1 resistance of 2 k Ω ;
2. The second stage consists of two common-drain (CD) amplifiers operating as an output buffer, as they have a very high input impedance and low output impedance, as shown in Fig. 7. In this amplifier, the transistor gate terminal is connected to the output of the CS and CD amplifiers. The main advantages of this structure are the noise cancellation between amplifiers (differential output) [35, 37] and the supply current feature to the loads. At the output, 100 Ω resistors are connected to the amplifiers;
3. The third stage consists of 5 pF decoupling capacitors C1 and C2 that are connected to the output of the CD amplifiers, as shown in Fig. 7. These capacitors are designed to eliminate the DC level of the output signal.


**Fig. 8** Complete layout of the proposed transmitter, without PADS

Table 5 Comparative summary of IR-UWB pulse generators and transmitters

Results	This work	[5]	[9]	[21]	[27]	[40]	[39]
CMOS tech. (nm)	130	180	130	180	180	180	90
Supply voltage (V)	1.2	1.8	1.2	~ 1.8	1.8	1.2	1
Method	EC	LO-based	Filtered EC	Filtered EC	LO-based	Double PLL	Filtered EC
Area (mm ²)	0.067	0.2	0.54	0.09	0.55	0.04	0.18
PRF (MHz)	100	40.5	100	100–1000	125	31.25	860
Power (mW)	6.7	1.97	3.84	0.26–0.76	4	5	12.13
Modulation	PAM	PAM	OOK	OOK	PPM + BPSK	OOK	BPSK
Adaptability	Yes (PGUs)	NP	Yes (filters)	Yes	NP	NP	Yes (notch filter)

EC Edge combiner, LO Local oscillator, PLL Phase locked loop, PAM Pulse amplitude modulation, OOK On–off keying, PPM Pulse position modulation, BPSK Binary phase shift keying, NA Not available, NP Not present

Finally, there is a load resistance (Z_L) of 50Ω connected to the capacitors.

3 Simulation and transmitter layout generation

This section presents the transmitter simulation results using a PRF of 100 MHz and 1. V power supply in a 130 nm CMOS process. Resistors are implemented using poly resistances with a V_{dd} -biased substrate to avoid noise, while capacitors are created with Metal-Insulator-Metal (MIM) to avoid noise and other parasitic effects. The

external 500 mV voltage supply (V_r) is built to bias the PGU output, and output buffers for PAD connections are also present [38]. All simulations are carried out using the LTSpice electrical simulator and the ELECTRIC layout editor. This flow enables to conduct post-layout simulations.

Figure 8 presents the layout without PADs, with an area equal to 0.067 mm^2 . The mean power consumption of the pulse generator without driver circuit is 2.9 mW, and the average power consumption of the balun block is 3.2 mW.

Table 5 compares the present work with related approaches, using as criteria technology node, voltage supply, design method, area, PRF, power consumption, modulation technique choice and degree of design




Fig. 9 Power spectrum density (PSD) for $Data = 0$ and $Data = 1$, simulated for 1, 4, and 8 monocycles. Top graphs show the output voltages, while the bottom graphs show their corresponding PSD.

Both intervals above are 5 ns in length with a sample rate of 10^{12} . The correspondent DFTs were calculated with the same sample rate

adaptability. This Table shows a comparison between this and other similar designs of transmitters in MOS processes with different dimensions. Due to the diverse structure of the compared circuits, power figures in the Table are not directly comparable. Each work considers a different set of modules composing the block where power is measured, among other discrepancies. For similar characteristics, this project stands out from others in terms of PSD *adaptability*. Most of the approaches in the literature do not have

adaptable PSD. While reference [21] reports the support to adaptive PSD in their approach, there is a dependency in that design between PRF and PSD values. These can be independently chosen in the design described here. In [39], the adaptability aims to mitigate the mutual interference between UWB and WLAN systems by having a spectral notch in the transmitted frequency band where the co-existent narrow-band spectrum appears.

To show how the design proposed here is highly adaptive, Fig. 9 shows a difference between central frequencies. When $Data = 1$, the central frequency is 3.4 GHz and when $Data = 0$ it is 4.2 GHz. This difference is due to the rise and fall times of V_a , V_b , and V_c voltages, as shown in Fig. 10. In addition, the dimension of the edge combiners ECH and ECL transistors generates different current amplitudes through the capacitor that produces the voltage at the output of the pulse generator, as shown in Fig. 6. Thus, the times of each monocycle are different and consequently their frequencies differ, due to the relationship between current and time to charge the capacitor. The total duration of the pulse with eight monocycles at the output is 1.66 ns and the total duration of a monocycle is 277 ps. The transmitter circuit output has a pulse amplitude of 120 mVpp for a high logic level and 70 mVpp for a low logic level, as shown in Fig. 11. The PSD obtained with the Discrete Fourier transformation (DFT) is -28 dBm/MHz for the high logic level and -34 dBm/MHz for the low





Fig. 10 Waveforms of voltages V_a , V_b , and V_c of the delay circuit, showing phase differences

Fig. 11 Time-domain waveforms of the transmitter: the top graph shows data (V_{data}); the middle graph shows the clock (V_{clock}), and the bottom graph shows the differential output (V_{out})



level, with a load impedance of 50Ω at the output of the transmitting circuit, as can be observed in Fig. 4 (a, b).

4 Conclusions

This work discusses the architecture and implementation of an efficient IR-UWB transmitter using PAM modulation, design in a 130 nm commercial CMOS technology. Pulses at the output have an amplitude of 120 mVpp for the high logic level and 70 mVpp for the low logic level, both measured at 100 MHz of PRF. The module produces a mean pulse duration of 277 ps, a mean central frequency of 3.8 GHz, and mean power consumption of 6.7 mW. The full transmitter block occupies an area of 0.067 mm^2 . The module presents small area, low power consumption, and low complexity. It is applicable to construct adaptive and reconfigurable circuits for IoT and other domains where wireless communication is a must.

An ongoing work is to complete the architecture to make it available as a send/receive communication module that employs IR-UWB.

Acknowledgements This research received partial support through Grant #2016/15857-2 of the São Paulo State Research Support Foundation (FAPESP). It also receives partial support from the CNPq Brazilian agency through Grants #312917/2018-0 and #302531/2016-5.

References

- Vashi, S., Ram, J., Modi, J., Verma, S., & Prakash, C. (2017). Internet of Things (IoT): A vision, architectural elements, and security issues. In *IoT in social, mobile, analytics and cloud (I-SMAC)* (pp. 492–496).
- Sharma, S., Gupta, A., & Bhatia, V. (2017). A simple modified peak detection based UWB receiver for WSN and IoT applications. In *IEEE vehicular technology conference (VTC)* (pp. 1–6).
- Islam, S. M. R., Kwak, D., Kabir, M. H., Hossain, M., & Kwak, K. (2015). The internet of things for health care: A comprehensive survey. *IEEE Access*, 3, 678–708.
- Zhang, Z., Li, Y., Wang, G., & Lian, Y. (2018). The design of an energy-efficient IR-UWB transmitter with wide-output swing and sub-microwatt leakage current. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 65(10), 1485–1489.
- Chen, C., Do, M. A., Yeo, K. S., & Boon, C. C. (2011). A fully integrated low power PAM multi-channel UWB transmitter. *Analog Integrated Circuits and Signal Processing*, 68, 77–84.
- Moreira, L. C., Neto, J. F., Ferauche, T., Novaes, G. A. S., & Rios, E. T. (2017). All-digital reconfigurable IR-UWB pulse generator using BPSK modulation in 130 nm RF-CMOS process. In *Latin American symposium on circuits systems (LASCAS)* (pp. 1–4).
- Lembrikov, B. I. (2016). Novel applications of the UWB technologies. In *ExLi4EvA*.
- Liu, M., Xiao, J., Luo, P., Zhu, Z., & Yang, Y. (2020). Ultrawideband power-switchable transmitter with 17.7-dBm output power for see-through-wall radar. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 28(5), 1331–1335.
- Bourdel, S., Bachelet, Y., Gaubert, J., Vauche, R., Fourquin, O., Dehaese, N., et al. (2010). A 9-pJ/pulse 1.42-Vpp OOK CMOS UWB pulse generator for the 3.1–10.6-GHz FCC band. *IEEE Transactions on Microwave Theory and Techniques*, 58(1), 65–73.
- Lin, Y., Park, S., Chen, X., Wentzloff, D., & Yoon, E. (2018). 4.32-pJ/b, overlap-free, feedforward edge-combiner-based ultra-wideband transmitter for high-channel-count neural recording. *IEEE Microwave and Wireless Components Letters*, 28(1), 52–54.
- Wang, Y., Niknejad, A. M., Gaudet, V., & Iniewski, K. (2008). A CMOS IR-UWB transceiver design for contact-less chip testing applications. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 55(4), 334–338.
- Vauche, R., Muhr, E., Fourquin, O., Bourdel, S., Gaubert, J., Dehaese, N., et al. (2017). A 100 MHz PRF IR-UWB CMOS transceiver with pulse shaping capabilities and peak voltage detector. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 64(6), 1612–1625.
- Mercier, P. P., Daly, D. C., & Chandrakasan, A. P. (2009). An energy-efficient all-digital UWB transmitter employing dual capacitively-coupled pulse-shaping drivers. *IEEE Journal of Solid-State Circuits*, 44(6), 1679–1688.
- Gozalpour, F., Habibzadeh-Sharif, A., & Aghdam, E. N. (2017). Design of an IR-UWB transmitter with adaptive PSD in 0.02–1.4 Gpps. In *Iranian conference on electrical engineering (ICEE)* (pp. 216–221).
- Maymandi-Nejad, M., & Sachdev, M. (2003). A digitally programmable delay element: Design and analysis. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 11(5), 871–878.
- Weste, N. H. E., & Eshraghian, K. (1992). *Principles of CMOS VLSI Design: A Systems Perspective* (2nd ed.). Boston: Addison-Wesley.
- Moreira, L. C., Neto, J. F., Oliveira, W. S., Ferauche, T., Heck, G., Calazans, N. L. V., & Moraes, F. G. (2019). An IR-UWB pulse generator using PAM modulation with adaptive PSD in 130 nm CMOS process. In *Symposium on integrated circuits and systems design (SBCCI)* (pp. 1–6).
- H Li, R. C. (2012). *Design of analog CMOS integrated circuits* (second edition ed.). Hoboken: Wiley.
- Abdulrazzaq, B. I., Halin, I. A., Kawahito, S., Sidek, R. M., Shafie, S., & Yunus, N. A. M. (2016). A review on high-resolution CMOS delay lines: Towards sub-picosecond jitter performance. *SpringerPlus*, 5(434), 1–32.
- Sheng, H., Orlik, P., Haimovich, A. M., Cimini, L. J., & Zhang, J. (2003). On the spectral and power requirements for ultra-wideband transmission. In *IEEE international conference on communications (ICC)* (pp. 738–742).
- Shen, M., Yin, Y., Jiang, H., Tian, T., Jensen, O. K., & Mikelsen, J. H. (2015). A 0.76-pJ/pulse 0.1–1 Gpps microwatt IR-UWB CMOS pulse generator with adaptive PSD control using a limited monocycle precharge technique. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 62(8), 806–810.
- Jovanovic, G., & Stojcev, M. K. (2006). Current starved delay element with symmetric load. *International Journal of Electronics*, 93(3), 167–175.
- Ndjountche, T. (2017). *CMOS analog integrated circuits: High-speed and power-efficient design*. Boca Raton: CRC Press.
- Madhumati, G. L., Rao, K. R., & Madhavilatha, M. (2009). Comparison of 5-bit thermometer-to-binary decoders in 1.8 V, $0.18 \mu\text{m}$ CMOS technology for flash ADCs. In *International conference on signal processing systems (ICSPS)* (pp. 516–520).

25. Nguyen, C. (2015). *Radio-frequency integrated-circuit engineering*. Hoboken: Wiley.
26. Demirkan, M., & Spencer, R. R. (2008). A pulse-based ultra-wideband transmitter in 90-nm CMOS for WPANs. *IEEE Journal of Solid-State Circuits*, 43(12), 2820–2828.
27. Dong, R., Kanaya, H., & Pokharel, R. K. (2017). A CMOS ultrawideband pulse generator for 3–5 GHz applications. *IEEE Microwave and Wireless Components Letters*, 27(6), 584–586.
28. Johns, D. A., & Martin, K. (2008). *Analog integrated circuit design*. Hoboken: Wiley.
29. Shairi, N. A., Algumaei, M. Y. Q., Zakaria, Z., & Ibrahim, I. M. (2017). Review of mixer and balun designs for UWB applications. *International Journal of Applied Engineering Research*, 12(17), 6514–6522.
30. Li, J.-Y., Lin, W.-J., Houg, M.-P., & Chen, L.-S. (2010). A low power consumption and wide-band input matching CMOS active balun for UWB system applications. *Journal of Electromagnetic Waves and Applications*, 24(11–12), 1449–1457.
31. Pantoli, L., Stornelli, V., Leuzzi, G., Bartocci, M., Trotta, F., Gaetano, D., et al. (2018). An ultra-wideband monolithic active balun. In *International workshop on integrated nonlinear microwave and millimetre-wave circuits (INMMIC)* (pp. 1–3).
32. Hsu, T. T., & Kuo, C. N. (2006). Low power 8-GHz ultra-wideband active balun. In *Topical meeting on silicon monolithic integrated circuits in RF systems* (pp. 365–368).
33. Razavi, B. (2001). *Design of analog CMOS integrated circuits*. New York: McGraw-Hill.
34. Gray, P. R., Hurst, P. J., Lewis, S. H., & Meyer, R. G. (2009). *Analysis and design of analog integrated circuits*. Hoboken: Wiley.
35. Shin, M., Lee, Y., Lee, C., & Lee, D. (2017). A wideband noise-cancelling CG-CS LNA with transformer source coupling. In *International symposium on radio-frequency integration technology (RFIT)* (pp. 177–179).
36. Blaakmeer, S. C., Klumperink, E. A. M., Leenaerts, D. M. W., & Nauta, B. (2008). Wideband balun-LNA with simultaneous output balancing, noise-canceling and distortion-canceling. *Journal of Solid-State Circuits*, 43(6), 1341–1350.
37. Abdollahvand, S., Santos-Tavares, R., & Goes, J. (2013). A low-voltage CMOS buffer for RF applications based on a fully-differential voltage-combiner. In *Doctoral conference on computing, electrical and industrial systems (DoCEIS): Technological innovation for the internet of things* (pp. 611–618). Springer.
38. Anwar, M. A. (2015). A novel noise cancelling technique for CMOS low noise amplifier. Master's thesis, International Institute of Information Technology (IIIT-H). Center for VLSI & Embedded System Technologies (CVEST), Hyderabad, India.
39. Mir-Moghtadaei, S. V., Fotowat-Ahmady, A., Nezhad, A. Z., & Serdijn, W. A. (2014). A 90 nm-CMOS IR-UWB BPSK to improve peaceful UWB-narrowband coexistence. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 61(6), 1836–1848.
40. Crepaldi, M., Angotzi, G. N., Maviglia, A., Diotallevi, F., & Berdondini, L. (2018). A 5 pJ/pulse at 1-Gpps pulsed transmitter based on asynchronous logic master-slave PLL synthesis. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 65(3), 1096–1109.

Publisher's Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Luiz Carlos Moreira graduated in Electrical Engineering in 1993, M.S. and Ph.D. in Electrical Engineering in 1996 and 2002, respectively. He is currently a Professor at the Computer Science Department at Catholic University of Santos 1995. In 2009 he created the laboratory LPCIAD Laboratório de Projetos de Circuitos Integrados. In 2011 he joined the Queens University—Gigahertz Integrated Circuits Group at Queen's University with a Post-doctoral fellowship. He has experience in area high-frequency integrated circuits for communications and radar applications, mainly in Ultra-wideband radar systems to investigate new pulse generation. He has authored and co-authored 18 articles in the field of IR-UWB design in conferences.



Marcus Henrique Victor Jr. received the Electronics Engineering degree from the Aeronautics Institute of Technology (ITA), Sao Jose dos Campos, Sao Paulo, Brazil, in 2012. In 2014 and 2017, he received his M.Sc and Ph.D. degrees in Electronics and Computing Engineering from the same institution. He is currently at ITA, where he has been an electronic engineering professor since 2018, teaching and focusing on applied electronics.



Osamu Saotome is professor in the Electronic Engineering Division at Instituto Tecnológico de Aeronáutica (ITA). Osamu got his bachelor degree in Electronic Engineering in 1974 issued by Instituto Tecnológico de Aeronáutica- ITA, São Jose dos Campos, SP, Brazil. Osamu also holds a M.Sc. degree in Electrical and Electronic Engineering and a Ph.D. in Electrical and Electronic Engineering issued in 1984 and 1987, respectively, by the Tokyo Institute of Technology, Tokyo, Japan, being both degrees at digital signal processing. Osamu has experience with electronic circuits, microprocessors, embedded electronic systems, FPGA, smart sensors, embedded software, avionics systems, Aerospace systems and mechatronics acting in the following matters: real-time systems, electronic systems devices, algorithms, digital signal processing, GNSS, GPS, smart grid, software defined radio, structural health and monitoring.



Guilherme Heck received the Computer Engineering degree from the Pontifícia Universidade Católica do Rio Grande do Sul (PUCRS), Porto Alegre, Brazil, in 2008. He received the Computer Science M.Sc. and Ph.D. degrees from PUCRS, in 2012 and 2018, respectively. In 2014 he had a researcher position at University of Southern California (USC), Los Angeles, United States, studying delay effects under PVT variations. In 2019, he performed his Post-

doctoral fellowship in Hardware and Robotic applications at PUCRS. He is currently a researcher at Autonomous Systems Laboratory (LSA) at PUCRS working on MPSoCs applications for robots. His primary research interests include Microelectronics, Delay Elements, full custom designs, asynchronous circuits, MPSoCs, Robotics.



Ney L. V. Calazans has a Ph.D. degree in Microelectronics from UCL-Belgium (1993), and an M.Sc. in Computer Science and B.S. in Electrical Engineering from UFRGS-Brazil (1985, 1988). He is a Professor at the PUCRS-Brazil where he works since 1986. In 2014–2015 Prof. Calazans spent a sabbatical year at the University of Southern California (USC) in LA, CA, USA. His research interests include non-synchronous circuits, intrachip communication

networks, EDA techniques and tools, and integrated circuit design.

Prof. Calazans has authored around 200 publications on his fields of interest, and received 15 national and international prizes for technical achievements. He is a Senior Member of the IEEE and a Member of the Brazilian Computer Society (SBC) and of the Brazilian Society of Microelectronics (SBMicro).



Fernando Gehm Moraes received the Electrical Engineering and M.Sc. degrees from the Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil, in 1987 and 1990, respectively. In 1994 he received the Ph.D. degree from the Laboratoire d'Informatique, Robotique et Microélectronique de Montpellier, France. He is currently at PUCRS, where he has been an Associate Professor from 1996 to 2002, and Full Professor since 2002. He has

authored and co-authored 32 peer refereed journal articles in the field of VLSI design. His primary research interests include Microelectronics, FPGAs, reconfigurable architectures, NoCs and MPSoCs.