Please use this identifier to cite or link to this item: http://hdl.handle.net/10923/13950
Full metadata record
DC FieldValueLanguage
dc.contributor.authorPeter Anthony Beerel-
dc.contributor.authorNey Laert Vilar Calazans-
dc.date.accessioned2019-02-11T13:45:17Z-
dc.date.available2019-02-11T13:45:17Z-
dc.date.issued2015-
dc.identifier.urihttp://hdl.handle.net/10923/13950-
dc.language.isoen-
dc.relation.ispartofProceedings of the 22nd ECCTD 2015, 2015, Noruega.-
dc.rightsopenAccess-
dc.subjectAsynchronous Circuits-
dc.subjectasynchronous design-
dc.subjectAsynchronous Templates-
dc.titleA Path Towards Average-Case Silicon via Asynchronous Resilient Bundled-data Design-
dc.typeconferenceObject-
dc.date.updated2019-02-11T13:45:16Z-
Appears in Collections:Apresentação em Evento

Files in This Item:
File Description SizeFormat 
A_Path_Towards_Average_Case_Silicon_via_Asynchronous_Resilient_Bundled_data_Design.pdf192,42 kBAdobe PDFOpen
View


All Items in PUCRS Repository are protected by copyright, with all rights reserved, and are licensed under a Creative Commons Attribution-NonCommercial 4.0 International License. Read more.