Campo DC | Valor | Idioma |
dc.contributor.author | Peter Anthony Beerel | - |
dc.contributor.author | Ney Laert Vilar Calazans | - |
dc.date.accessioned | 2019-02-11T13:45:17Z | - |
dc.date.available | 2019-02-11T13:45:17Z | - |
dc.date.issued | 2015 | - |
dc.identifier.uri | http://hdl.handle.net/10923/13950 | - |
dc.language.iso | en | - |
dc.relation.ispartof | Proceedings of the 22nd ECCTD 2015, 2015, Noruega. | - |
dc.rights | openAccess | - |
dc.subject | Asynchronous Circuits | - |
dc.subject | asynchronous design | - |
dc.subject | Asynchronous Templates | - |
dc.title | A Path Towards Average-Case Silicon via Asynchronous Resilient Bundled-data Design | - |
dc.type | conferenceObject | - |
dc.date.updated | 2019-02-11T13:45:16Z | - |
Aparece nas Coleções: | Apresentação em Evento
|