Please use this identifier to cite or link to this item: https://hdl.handle.net/10923/13953
Full metadata record
DC FieldValueLanguage
dc.contributor.authorMatheus Gibiluka-
dc.contributor.authorMatheus Trevisan Moreira-
dc.contributor.authorNey Laert Vilar Calazans-
dc.date.accessioned2019-02-11T13:45:31Z-
dc.date.available2019-02-11T13:45:31Z-
dc.date.issued2015-
dc.identifier.urihttp://hdl.handle.net/10923/13953-
dc.language.isoen-
dc.relation.ispartofProceedings of the 18th DSD 2015, 2015, Portugal.-
dc.rightsopenAccess-
dc.subjectAsynchronous Circuits-
dc.subjectasynchronous design-
dc.subjectBundled-Data-
dc.subjectAutomated Synthesis-
dc.titleA Bundled-Data Asynchronous Circuit Synthesis Flow Using a Commercial EDA Framework-
dc.typeconferenceObject-
dc.date.updated2019-02-11T13:45:30Z-
Appears in Collections:Apresentação em Evento

Files in This Item:
File Description SizeFormat 
A_Bundled_Data_Asynchronous_Circuit_Synthesis_Flow_Using_a_Commercial_EDA_Framework.pdf247,47 kBAdobe PDFOpen
View


All Items in PUCRS Repository are protected by copyright, with all rights reserved, and are licensed under a Creative Commons Attribution-NonCommercial 4.0 International License. Read more.