Visualizando por Autor Fabian Luis Vargas

Ir a: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
o entre con las primeras letras:  
Mostrando reg. 28 a 43 de 43   ◄ anterior   
Fecha de PublicaciónTítuloAutor(s)
2020Guest Editorial Special Issue on Embedded SystemsDE MICCO, LUCIANA; Fabian Luis Vargas; FIERENS, PABLO IGNACIO
2019Hardware-based approach to guarantee trusted system boot in embedded systemsLucas Correa; Fabian Luis Vargas; Letícia Bolzani Poehls
2013Identifying NBTI-Critical Paths in Nanoscale LogicUBAR, RAIMUND; Fabian Luis Vargas; JENIHHIN, MAKSIM, etc.
2016Ionizing Radiation Effects on a COTS Low-Cost RISC MicrocontrollerFelipe G. H. Leite; Roberto B. B. Santos; Nicolas E. Araújo, etc.
2017Ionizing radiation effects on a COTS low-cost RISC microcontrollerLEITE, FELIPE G. H.; SANTOS, ROBERTO B. B.; MEDINA, NILBERTO H., etc.
2015MESA: A formal approach to compute consensus in WSNsZACCHIGNA, FEDERICO G.; LUTENBERG, ARIEL; Fabian Luis Vargas
2013On Energy-Efficient Time Synchronization for Wireless Sensors under Large-Scale and Small-Scale Fading EffectsPablo Briff; LUTENBERG, ARIEL; REY VEGA, LEONARDO, etc.
2013On the Trade-off between Power Consumption and Time Synchronization Quality for Moving Targets under Large-Scale Fading Effects in Wireless Sensor NetworksPablo Briff; Leonardo Rey Vega; Ariel Lutenberg, etc.
2015On-chip Watchdog to monitor RTOS activity in MPSoC exposed to noisy environmentDE OLIVEIRA, CHRISTOFER; BOLZANI POEHLS, LETICIA; Fabian Luis Vargas
2012Power Optimization for Wireless Sensor NetworksAlex Pinto; Letícia Bolzani Poehls; Carlos Montez, etc.
2018Processor checkpoint recovery for transient faults in critical applicationsVILLA, PAULO R. C.; TRAVESSINI, RODRIGO; Fabian Luis Vargas, etc.
2018Processor core profiling for SEU effect analysisTRAVESSINI, RODRIGO; VILLA, PAULO R. C.; Fabian Luis Vargas, etc.
2013Reliability analysis of an on-chip watchdog for embedded systems exposed to radiation and EMIChristofer Oliveira; BENFICA, J.; BOLZANI POEHLS, L. M., etc.
2020Run-time Hardware Reconfiguration of Functional Units to Support Mixed-Critical ApplicationsFERREIRA, RAPHAEL SEGABINAZZI; NOLTE, JORG; Fabian Luis Vargas, etc.
2015SPICE-Inspired Fast Gate-Level Computation of NBTI-induced Delays in Nanoscale LogicKOSTIN, SERGEI; RAIK, JAAN; UBAR, RAIMUND, etc.
2017WSN clock synchronization by network-coded messagesPablo Briff; LUTENBERG, ARIEL; VEGA, LEONARDO REY, etc.