Skip navigation
Home
Browse
Communities
& Collections
Browse Items by:
Issue Date
Author
Title
Subject
About
About the Institutional Repository
Use Policy
FAQs (Frequently Asked Questions)
Credits
Access Statistics
Sign on to:
My DSpace
Receive email
updates
Edit Profile
Repositório PUCRS
Search
Search:
All Repository
PUBLICAÇÕES CIENTÍFICAS
Apresentação em Evento
for
Current filters:
Title
Author
Subject
Date Issued
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Title
Author
Subject
Date Issued
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Start a new search
Add filters:
Use filters to refine the search results.
Title
Author
Subject
Date Issued
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Results 21-30 of 53 (Search time: 0.001 seconds).
previous
1
2
3
4
5
6
next
Item hits:
Issue Date
Title
Author(s)
2013
Design of NCL Gates with the ASCEnD Flow
Matheus Trevisan Moreira
;
Carlos Henrique Menezes Oliveira
;
Ricardo Cademartori Porto
;
Ney Laert Vilar Calazans
2014
Quasi-Delay-Insensitive Return-to-One Design
Matheus Trevisan Moreira
;
Ney Laert Vilar Calazans
2015
Tradeoffs Between RTO and RTZ in WCHB QDI Asynchronous Design
Matheus Trevisan Moreira
;
Julian José Hilgemberg Pontes
;
Ney Laert Vilar Calazans
2014
Automated Synthesis of Cell Libraries for Asynchronous Circuits
Matheus Trevisan Moreira
;
Michel Evandro Arendt
;
Adriel Ziesemer Jr.
;
Ricardo Augusto da Luz Reis
;
Ney Laert Vilar Calazans
2015
SDDS-NCL Design: Analysis of Supply Voltage Scaling
Ricardo Aquino Guazzelli
;
Fernando Gehm Moraes
;
Ney Laert Vilar Calazans
;
Matheus Trevisan Moreira
2014
Hardening QDI Circuits Against Transient Faults Using Delay-Insensitive Maxterm Synthesis
Matheus Trevisan Moreira
;
Ricardo Aquino Guazzelli
;
Guilherme Heck
;
Ney Laert Vilar Calazans
2015
TDTB Error Detecting Latches: Timing Violation Sensitivity Analysis and Optimization
Matheus Trevisan Moreira
;
Dylan Hand
;
Peter Anthony Beerel
;
Ney Laert Vilar Calazans
2013
A Flexible Soft IP Core for Standard Implementations of Elliptic Curve Cryptography in Hardware
Bruno Fin Ferreira
;
Ney Laert Vilar Calazans
2014
Automatic Layout Synthesis with ASTRAN Applied to Asynchronous Cells
Adriel Ziesemer Jr.
;
Ricardo Augusto da Luz Reis
;
Matheus Trevisan Moreira
;
Michel Evandro Arendt
;
Ney Laert Vilar Calazans
2013
ASCEnD: A Standard Cell Library for Semi-Custom Asynchronous Design
Matheus Trevisan Moreira
;
Carlos Henrique Menezes Oliveira
;
Ney Laert Vilar Calazans
Explore
Author
29
Matheus Trevisan Moreira
9
Fernando Gehm Moraes
7
Peter Anthony Beerel
7
Ricardo Aquino Guazzelli
5
Carlos Henrique Menezes Oliveira
5
Matheus Moreira
4
César Augusto Missio Marcon
4
Guilherme Heck
4
Matheus Gibiluka
4
Michel Evandro Arendt
.
next ►
Subject
24
Asynchronous Circuits
7
asynchronous design
7
Null Convention Logic
5
C-element
5
NCL
5
QDI
5
Quasi-Delay Insensitive Circuits
5
Standard Cell
5
Standard Cell Library
4
Low Power
.
next ►
Issue Date
3
2019
4
2017
3
2016
9
2015
9
2014
11
2013
10
2012
4
2011