Please use this identifier to cite or link to this item:
Type: conferenceObject
Title: HardNoC: A Platform to Validate Networks on Chip through FPGA Prototyping
Author(s): Guilherme Heck
Ricardo Guazzelli
Fernando Gehm Moraes
Ney Laert Vilar Calazans
Rafael Soares
In: VIII Southern Programmable Logic Conference, 2012, Brasil.
Issue Date: 2012
Keywords: NOC - Redes Intra-chip
DOI: DOI:10.1109/SPL.2012.6211781
ISBN: 9781467301855
Appears in Collections:Apresentação em Evento

Files in This Item:
File Description SizeFormat 
HardNoC_A_Platform_to_Validate_Networks_on_Chip_through_FPGA_Prototyping.pdf514,53 kBAdobe PDFOpen

All Items in PUCRS Repository are protected by copyright, with all rights reserved, and are licensed under a Creative Commons Attribution-NonCommercial 4.0 International License. Read more.