1. Repositório PUCRS
  2. PUBLICAÇÕES CIENTÍFICAS
  3. Apresentação em Evento
Please use this identifier to cite or link to this item: https://hdl.handle.net/10923/13492
Type: conferenceObject
Title: HardNoC: A Platform to Validate Networks on Chip through FPGA Prototyping
Author(s): Guilherme Heck
Ricardo Guazzelli
Fernando Gehm Moraes
Ney Laert Vilar Calazans
Rafael Soares
In: VIII Southern Programmable Logic Conference, 2012, Brasil.
Issue Date: 2012
Keywords: NOC - Redes Intra-chip
FPGA
Prototipação
URI: http://hdl.handle.net/10923/13492
DOI: DOI:10.1109/SPL.2012.6211781
ISBN: 9781467301855
Appears in Collections:Apresentação em Evento

Files in This Item:
File Description SizeFormat 
HardNoC_A_Platform_to_Validate_Networks_on_Chip_through_FPGA_Prototyping.pdf514,53 kBAdobe PDFOpen
View
Show full item record See statistics Search for other versions of fulltext via SFX


All Items in PUCRS Repository are protected by copyright, with all rights reserved, and are licensed under a Creative Commons Attribution-NonCommercial 4.0 International License. Read more.