Skip navigation
Home
Browse
Communities
& Collections
Browse Items by:
Issue Date
Author
Title
Subject
About
About the Institutional Repository
Use Policy
FAQs (Frequently Asked Questions)
Credits
Access Statistics
Sign on to:
My DSpace
Receive email
updates
Edit Profile
Repositório PUCRS
Search
Search:
All Repository
PUBLICAÇÕES CIENTÍFICAS
Apresentação em Evento
for
Current filters:
Title
Author
Subject
Date Issued
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Title
Author
Subject
Date Issued
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Title
Author
Subject
Date Issued
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Title
Author
Subject
Date Issued
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Start a new search
Add filters:
Use filters to refine the search results.
Title
Author
Subject
Date Issued
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Results 1-4 of 4 (Search time: 0.002 seconds).
previous
1
next
Item hits:
Issue Date
Title
Author(s)
2014
A New CMOS Topology for Low-Voltage Null Convention Logic Gates Design
Matheus Trevisan Moreira
;
Michel Evandro Arendt
;
Ricardo Aquino Guazzelli
;
Ney Laert Vilar Calazans
2014
Automated Synthesis of Cell Libraries for Asynchronous Circuits
Matheus Trevisan Moreira
;
Michel Evandro Arendt
;
Adriel Ziesemer Jr.
;
Ricardo Augusto da Luz Reis
;
Ney Laert Vilar Calazans
2014
Automatic Layout Synthesis with ASTRAN Applied to Asynchronous Cells
Adriel Ziesemer Jr.
;
Ricardo Augusto da Luz Reis
;
Matheus Trevisan Moreira
;
Michel Evandro Arendt
;
Ney Laert Vilar Calazans
2014
A Design Flow for Physical Synthesis of Digital Cells with ASTRAN
Adriel Ziesemer Jr.
;
Ricardo Augusto da Luz Reis
;
Matheus Trevisan Moreira
;
Michel Evandro Arendt
;
Ney Laert Vilar Calazans
Explore
Author
4
Matheus Trevisan Moreira
3
Adriel Ziesemer Jr.
3
Ricardo Augusto da Luz Reis
1
Ricardo Aquino Guazzelli
Subject
2
Asynchronous Circuits
1
Asynchronous Cells
1
CAD
1
Cell Synthesis
1
EDA
1
Layout Generation
1
Layout Synthesis
1
Low Power
1
Null Convention Logic
1
Semi Custom Design
.
next ►