Please use this identifier to cite or link to this item:
Type: conferenceObject
Title: A New CMOS Topology for Low-Voltage Null Convention Logic Gates Design
Author(s): Matheus Trevisan Moreira
Michel Evandro Arendt
Ricardo Aquino Guazzelli
Ney Laert Vilar Calazans
In: Proceedings of the 20th ASYNC 2014, 2014, Alemanha.
Issue Date: 2014
Keywords: Low Power
Null Convention Logic
Static Topology
Appears in Collections:Apresentação em Evento

Files in This Item:
File Description SizeFormat 
A_New_CMOS_Topology_for_Low_Voltage_Null_Convention_Logic_Gates_Design.pdf1,24 MBAdobe PDFOpen

All Items in PUCRS Repository are protected by copyright, with all rights reserved, and are licensed under a Creative Commons Attribution-NonCommercial 4.0 International License. Read more.