Please use this identifier to cite or link to this item: https://hdl.handle.net/10923/13955
Type: conferenceObject
Title: Analysis and Design of Delay Lines for Dynamic Voltage Scaling Applications
Author(s): Ramy Nagy Tadros
Weizhe Hua
Matheus Gibiluka
Matheus Trevisan Moreira
Ney Laert Vilar Calazans
Peter Anthony Beerel
In: Proceedings of the 22nd ASYNC 2016, 2016, Brasil.
Issue Date: 2016
Keywords: Delay Lines
Dynamic Voltage Scaling
URI: http://hdl.handle.net/10923/13955
Appears in Collections:Apresentação em Evento

Files in This Item:
File Description SizeFormat 
Analysis_and_Design_of_Delay_Lines_for_Dynamic_Voltage_Scaling_Applications.pdf297,3 kBAdobe PDFOpen
View


All Items in PUCRS Repository are protected by copyright, with all rights reserved, and are licensed under a Creative Commons Attribution-NonCommercial 4.0 International License. Read more.