Please use this identifier to cite or link to this item: https://hdl.handle.net/10923/13389
Type: conferenceObject
Title: Estimation methods for static noise margins in CMOS subthreshold logic circuits
Author(s): BORTOLON, FELIPE T.
Fernando Gehm Moraes
MOREIRA, MATHEUS T.
BAMPI, SERGIO
In: Proceedings of the 30th Symposium on Integrated Circuits and Systems Design Chip on the Sands - SBCCI '17, 2017, Estados Unidos.
Issue Date: 2017
Keywords: Static Noise Margin
Subthreshold
URI: http://hdl.handle.net/10923/13389
DOI: DOI:10.1145/3109984.3109998
ISBN: 9781450351065
Appears in Collections:Apresentação em Evento

Files in This Item:
File Description SizeFormat 
Estimation_methods_for_static_noise_margins_in_CMOS_subthreshold_logic_circuits.pdf1,41 MBAdobe PDFOpen
View


All Items in PUCRS Repository are protected by copyright, with all rights reserved, and are licensed under a Creative Commons Attribution-NonCommercial 4.0 International License. Read more.