Please use this identifier to cite or link to this item: https://hdl.handle.net/10923/15212
Type: conferenceObject
Title: Testable Error Detection Logic Design Applied to an Asynchronous Timing Resilient Template
Author(s): KUENTZER, FELIPE A.
JURACY, LEONARDO
Matheus Trevisan Moreira
Alexandre de Morais Amory
In: Symposium on Integrated Circuits and Systems Design (SBCCI), 2018, Brasil.
Issue Date: 2018
Keywords: Projeto Visando o Teste
projeto assíncrono
URI: http://hdl.handle.net/10923/15212
Appears in Collections:Apresentação em Evento

Files in This Item:
File Description SizeFormat 
Testable_Error_Detection_Logic_Design_Applied_to_an_Asynchronous_Timing_Resilient_Template.pdf370,52 kBAdobe PDFOpen
View


All Items in PUCRS Repository are protected by copyright, with all rights reserved, and are licensed under a Creative Commons Attribution-NonCommercial 4.0 International License. Read more.